一种优化协议时序的pipeline

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
	//control path
	always@(posedge clk)
		begin
			if (!rst_n)
				begin
                    vld_s0 = 0;
                    vld_s1 = 0;
                    vld_o0 = 0;
                    vld_o1 = 0;
                    vld_s2 = 0;
				end
			else if (vld_in)
				begin
					vld_s0 = vld_in;
					vld_o0 <= en0 ? vld_s0 : vld_o0;
					vld_s1 = vld_in;
                    vld_o1 <= en1 ? vld_s1 : vld_o1;
                    vld_s2 = (vld_o0 & vld_o1) ? vld_in: vld_s2;
                    vld_o2 <= en2 ? vld_s2 : vld_o2;			// vld寄存一拍，判定条件可直接简化成rdy_s2
				end
		end

    wire en0,en1,en2,rdy_o0,rdy_o1;

    assign rdy_o0 = rdy_s0 || ~vld_o0 ; // TO the pre level
    assign rdy_o1 = rdy_s1 || ~vld_o1 ; //no campping
    assign rdy_o2 = rdy_s2 || ~vld_o2 ;
	assign en0 = vld_s0 & rdy_o0;
    assign en1 = vld_s1 & rdy_o1;
    assign en2 = vld_s2 & rdy_o2;
    assign rdy_s0 = rdy_o2 ;		
    assign rdy_s1 = rdy_o2 ;		//from the post level

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
`timescale 1ns / 1ps


module PIPELINE_ADDER#(
       parameter DATA_WIDTH = 4
   )
   (
       input clk,
       input rst_n,
       input [DATA_WIDTH-1:0] a_in ,
       input [DATA_WIDTH-1:0] b_in,
       input [DATA_WIDTH-1:0] c_in ,
	   input [DATA_WIDTH-1:0] d_in ,

       input vld_in,
	   input rdy_s2,
       output reg [DATA_WIDTH-1:0] s_out,s0_r,s1_r,
       output  rdy_o2
   );

wire [DATA_WIDTH-1:0] s0,s1,s2;
//reg [DATA_WIDTH-1:0] s0_r,s1_r;
wire vld_s1;	//vld_in
wire vld_o1,rdy_s1;	//vld_out
wire vld_o0,vld_o2;	//vld_out
wire vld_s0,vld_s2;	//vld_out
wire rdy_s0;	//need back pressure
wire en0,en1,en2,rdy_o0,rdy_o1;


//	assign en0 = vld_s0 & rdy_o0;
//    assign en1 = vld_s1 & rdy_o1;
//    assign en2 = vld_s2 & rdy_o2;
	//control path

	//buffer 1 depth

    wire [3:0]buf_dout,buf_dout1,buf_dout2;
	buffer b0(.clk(clk),.rst_n(rst_n),.vld_s(vld_s0),.din(s0),.rdy_o(rdy_o0),.vld_o(vld_o0),.dout(buf_dout),.rdy_s(rdy_o1));
    buffer b1(.clk(clk),.rst_n(rst_n),.vld_s(vld_s1),.din(s1),.rdy_o(rdy_o1),.vld_o(vld_o1),.dout(buf_dout1),.rdy_s(rdy_o2));

	buffer b2(.clk(clk),.rst_n(rst_n),.vld_s(vld_s2),.din(s2),.rdy_o(rdy_o2),.vld_o(vld_o2),.dout(buf_dout2),.rdy_s(rdy_s2));
	
	
		
	//data path 
	//the first level
	//comb
	assign s0 = a_in + b_in;
	assign s1 = c_in + d_in;
	assign s2 = s0_r + s1_r;
	
	//data寄存器打拍
	always@(posedge clk)
		begin
			if (!rst_n)
				begin
                    s0_r <= 4'b0;
                    s1_r <= 4'b0;
				end
			else  
				begin
                    s0_r <=  buf_dout ;
                    s1_r <=  buf_dout1;		
				end
		end

	//the second level
	always@(posedge clk)
		begin
			if (!rst_n)
				s_out <= 4'b0;
			else
				s_out <=  buf_dout2 ;
		end



endmodule
module buffer(
    input clk,rst_n,
	input vld_s,
	input [3:0]din,
	output reg rdy_o,
	output  vld_o,
	output [3:0]dout,
	input rdy_s	
	);
	reg buf_vld;
	reg [3:0] buf_data;
	wire store;

	assign store = vld_s & rdy_o & ~rdy_s;
	always@(posedge clk)
		begin
			if (!rst_n) buf_vld <= 0;
			else buf_vld <= buf_vld ? ~rdy_s : store;//if buf_vld is 1, rdy_s0 must be 1, next state is 0,
		end
	always@(posedge clk)
		begin
			if (!rst_n) buf_data <= 0;
			else buf_data <= store ? din : buf_data;
		end
	always@(posedge clk)
		begin
			if (!rst_n) rdy_o <= 0;
			else rdy_o <= rdy_s || (~store && ~buf_vld) ;
		end	
	assign vld_o = rdy_s ? vld_s : buf_vld;
	assign dout = rdy_s ? din : buf_data;
endmodule
module tb_pipeline2();
wire [3:0]s_out,s0_r,s1_r;
wire rdy_o2;
reg clk,rst_n;
reg [3:0]a_in,b_in,c_in,d_in;
reg vld_in;
reg rdy_s2;

PIPELINE_ADDER pipe_adder(
.clk(clk),
.rst_n(rst_n),
.a_in(a_in),
.b_in(b_in),
.c_in(c_in),
.d_in(d_in),
.vld_in(vld_in),
.rdy_s2(rdy_s2),
.s_out(s_out),
.rdy_o2(rdy_o2),
.s0_r(s0_r),
.s1_r(s1_r)
);
initial begin
	clk = 0;
	forever #5 clk = ~clk;
end
initial begin
rst_n = 0;
repeat(10) @(posedge clk);
rst_n = 1'b1;
a_in = 4'b0001;
b_in = 4'b0100;
c_in = 4'b0010;
d_in = 4'b1000;
vld_in = 1'b1;
rdy_s2 = 1'b1;
#10;
rdy_s2 = 0;
#10;
rdy_s2 = 1 ;
#30;
a_in = 4'b0011;
b_in = 4'b0001;
c_in = 4'b0010;
d_in = 4'b0100;
#10;
a_in = 4'b0001;
b_in = 4'b0011;
c_in = 4'b0111;
d_in = 4'b0000;
repeat(10) @(posedge clk);
end

endmodule