From a 1000 Hz clock, derive a 1 Hz signal, called OneHertz, that could be used to drive an Enable signal for a set of hour/minute/second counters to create a digital wall clock. Since we want the clock to count once per second, the OneHertz signal must be asserted for exactly one cycle each second. Build the frequency divider using modulo-10 (BCD) counters and as few other gates as possible. Also output the enable signals from each of the BCD counters you use (c_enable[0] for the fastest counter, c_enable[2] for the slowest).

The following BCD counter is provided for you. Enable must be high for the counter to run. Reset is synchronous and set high to force the counter to zero. All counters in your circuit must directly use the same 1000 Hz signal.

module bcdcount (
input clk,
input reset,
input enable,
output reg [3:0] Q
);

前言

两个输入，包括一个时钟clk，一个高电平有效的同步置位信号reset；两个输出，包括一个使能输出信号c_enable，一个1Hz输出信号OneHertz。

代码

module top_module (
input clk,
input reset,
output OneHertz,
output [2:0] c_enable
);
wire [3:0]q0,q1,q2;
assign c_enable[0]=1'b1;
assign c_enable[1]=~reset&q0==4'd9;
assign c_enable[2]=~reset&q1==4'd9&q0==4'd9;
assign OneHertz=q2==4'd9&q1==4'd9&q0==4'd9;
bcdcount counter0 (clk, reset, c_enable[0],q0);
bcdcount counter1 (clk, reset, c_enable[1],q1);
bcdcount counter2 (clk, reset, c_enable[2],q2);
endmodule

总结

使用计数器分频的关键在于理解1000Hz分为1Hz，分频数为1000，因此当计数值为999时，OneHertz的值为1’b1。

最后

以上就是故意发夹最近收集整理的关于HDLBits练习——Exams/ece241 2014 q7b前言代码总结的全部内容，更多相关HDLBits练习——Exams/ece241内容请搜索靠谱客的其他文章。