VerilogHDL串口通讯
/////接收模块 uart_rx_path_u`timescale 1ns / 1psmodule uart_rx_path(input clk_i,input uart_rx_i,output [7:0] uart_rx_data_o,output uart_rx_done,output baud_bps_tb //for simulation);parameter [...
