verilog利用选择器和D触发器搭建移位寄存器

题目：

Consider the n-bit shift register circuit shown below:
Write a top-level Verilog module (named top_module) for the shift register, assuming that n = 4. Instantiate four copies of your MUXDFF subcircuit in your top-level module. Assume that you are going to implement the circuit on the DE2 board.
Connect the R inputs to the SW switches,
clk to KEY[0],
E to KEY[1],
L to KEY[2], and
w to KEY[3].
Connect the outputs to the red lights LEDR[3:0].

代码：

module top_module (
    input [3:0] SW,
    input [3:0] KEY,
    output [3:0] LEDR
); // 例化4次
    MUXDFF MUXDFF_u0(
        .clk(KEY[0]),
        .w(KEY[3]),
        .R(SW[3]),
        .E(KEY[1]),
        .L(KEY[2]),
        .Q(LEDR[3])
    );
    
    MUXDFF MUXDFF_u1(
        .clk(KEY[0]),
        .w(LEDR[3]),
        .R(SW[2]),
        .E(KEY

最后

以上就是自觉溪流为你收集整理的verilog利用选择器和D触发器搭建移位寄存器的全部内容，希望文章能够帮你解决verilog利用选择器和D触发器搭建移位寄存器所遇到的程序开发问题。

如果觉得靠谱客网站的内容还不错，欢迎将靠谱客网站推荐给程序员好友。