1
2
3
在ADI官网可以下载到no-OS-Software的源码，下载到的源码包含了很多ADI的收发器，
 列出的是AD9361的no-OS-Software中的文件和文件夹目录结构

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
/****************************Include Files ***********************************/

#include "config.h"
#include "ad9361_api.h"
#include "parameters.h"
#include "platform.h"
#ifdef CONSOLE_COMMANDS
#include "command.h"
#include "console.h"
#endif
#ifdef XILINX_PLATFORM
#include <xil_cache.h>
#endif
#if defined XILINX_PLATFORM || defined LINUX_PLATFORM
#include "adc_core.h"
#include "dac_core.h"
#include "adc_interrupt.h"
#include "SD_card.h"
#endif

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
AD9361_InitParam default_init_param = {
  /* Identification number */
  0,    //id_no;
  /* Reference Clock */
  40000000UL, //reference_clk_rate
  /* Base Configuration */
  0,    //two_rx_two_tx_mode_enable *** adi,2rx-2tx-mode-enable
  1,    //one_rx_one_tx_mode_use_rx_num *** adi,1rx-1tx-mode-use-rx-num
  1,    //one_rx_one_tx_mode_use_tx_num *** adi,1rx-1tx-mode-use-tx-num
  1,    //frequency_division_duplex_mode_enable *** adi,frequency-division-duplex-mode-enable
  0,    //frequency_division_duplex_independent_mode_enable *** adi,frequency-division-duplex-independent-mode-enable
  0,    //tdd_use_dual_synth_mode_enable *** adi,tdd-use-dual-synth-mode-enable
  0,    //tdd_skip_vco_cal_enable *** adi,tdd-skip-vco-cal-enable
  0,    //tx_fastlock_delay_ns *** adi,tx-fastlock-delay-ns
  0,    //rx_fastlock_delay_ns *** adi,rx-fastlock-delay-ns
  0,    //rx_fastlock_pincontrol_enable *** adi,rx-fastlock-pincontrol-enable
  0,    //tx_fastlock_pincontrol_enable *** adi,tx-fastlock-pincontrol-enable
  0,    //external_rx_lo_enable *** adi,external-rx-lo-enable
  0,    //external_tx_lo_enable *** adi,external-tx-lo-enable
  5,    //dc_offset_tracking_update_event_mask *** adi,dc-offset-tracking-update-event-mask
  6,    //dc_offset_attenuation_high_range *** adi,dc-offset-attenuation-high-range

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
enum dds_data_select 
{
  DATA_SEL_DDS,
  DATA_SEL_SED,
  DATA_SEL_DMA,
  DATA_SEL_ZERO,  /* OUTPUT 0 */
  DATA_SEL_PN7,
  DATA_SEL_PN15,
  DATA_SEL_PN23,
  DATA_SEL_PN31,
  DATA_SEL_LB,  /* loopback data (ADC) */
  DATA_SEL_PNXX,  /* (Device specific) */
  USER_DATA,
};

1
2
3
4
5
6
7
8
dac_dma_write(AXI_DMAC_REG_CTRL, 0);//初始化DMA
dac_dma_write(AXI_DMAC_REG_CTRL, AXI_DMAC_CTRL_ENABLE);//DMA通道使能
dac_dma_write(AXI_DMAC_REG_SRC_ADDRESS, DAC_DDR_BASEADDR);//设置DMA的传输源地址为DDR的基地址
dac_dma_write(AXI_DMAC_REG_SRC_STRIDE, 0x0);
dac_dma_write(AXI_DMAC_REG_X_LENGTH, length - 1);//Number of bytes to transfer - 1
dac_dma_write(AXI_DMAC_REG_Y_LENGTH, 0x0);       //Number of rows to transfer - 1
dac_dma_write(AXI_DMAC_REG_START_TRANSFER, 0x1); //向传输队列中加入传输请求

1
2
adc_capture函数为数据捕获函数，也负责DMA传输数据到	DDR

1
2
3
4
5
6
7
8
9
10
11
12
int32_t adc_capture(uint32_t size, uint32_t start_address)
{
  uint32_t reg_val;
  if(adc_st.rx2tx2)
  {
    length = (size * 8);
  }
  else
  {
    length = (size * 4);
  }

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
adc_dma_write(AXI_DMAC_REG_CTRL, 0x0); //初始化DMA通道
adc_dma_write(AXI_DMAC_REG_CTRL, AXI_DMAC_CTRL_ENABLE);//DMA通道使能

adc_dma_write(AXI_DMAC_REG_IRQ_MASK, 0x0);//取消屏蔽.

//adc_dma_read(AXI_DMAC_REG_TRANSFER_ID, &transfer_id);//读取下一个传输的ID号(5位)

adc_dma_read(AXI_DMAC_REG_IRQ_PENDING, &reg_val);    /*读取中断状态:一个传输完成后 END_OF_TRANSFER 即 [1]位 置 1，
                                                一个传输加入队列后 START_OF_TRANSFER 即 [0]位 置 1 */

adc_dma_write(AXI_DMAC_REG_IRQ_PENDING, reg_val);//写入中断状态寄存器,使中断寄存器初始化

adc_dma_write(AXI_DMAC_REG_DEST_STRIDE, 0x0);//设置目的地址中从一行的开始和下一行之间的字节数
adc_dma_write(AXI_DMAC_REG_X_LENGTH, length - 1);//传输的字节数
adc_dma_write(AXI_DMAC_REG_Y_LENGTH, 0x0);//传输的行数


adc_dma_write(AXI_DMAC_REG_DEST_ADDRESS, start_address); //设置传输的目的地址(destination address)
adc_dma_write(AXI_DMAC_REG_START_TRANSFER, 0x1);//加入传输队列

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
   //Wait until the new transfer is queued.
  do
  {
    adc_dma_read(AXI_DMAC_REG_START_TRANSFER, &reg_val);
  }
  while(reg_val == 1);*/

  // Wait until the current transfer is completed.
do
  {
    adc_dma_read(AXI_DMAC_REG_IRQ_PENDING, &reg_val);
  }
  while(1);//reg_val !=0011b*/

  //Wait until the transfer with the ID transfer_id is completed.
do
  {
    adc_dma_read(AXI_DMAC_REG_TRANSFER_DONE, &reg_val); //读取传输完成的ID号
   }
  while((reg_val & (1 << transfer_id)) != (1 << transfer_id));

1
2
上图为上图为adc_capture函数的第三部分——判断与等待