1.原理图实现代码如下:module gray_counter(clk, gray, inr, reset_n) parameter SIZE = 4; input clk, inr, reset_n; output [SIZE-1] gray; reg [SIZE-1] gray_temp, gray, bin_temp, bin; integer i; always @ (gray or inr) begin: gray_b
数字ic
2023-05-30
207 点赞
3 评论
313 浏览