五个连续二进制编码状态的异步计数器(结构描述法)
module toggle(input T, input clk, output reg Q );always @(posedge clk ) if(T == 1) Q <= ~Q; else Q <= Q;endmodulemodule cy4(input CLK, ...
