FPGA中顶层模块与各子模块之间的连接线类型
顶层模块：mix_modulemodule mix_module( CLK, RSTn, Flash_LED, Run_LED); input CLK; input RSTn; output Flash_LED; output [2:0]Run_LED; /**********************************/ //wire Flash_LED...
