hdlbits_Exams/ece241_2014_q5b
https://hdlbits.01xz.net/wiki/Exams/ece241_2014_q5b有errormodule top_module ( input clk, input areset, input x, output z); parameter A=0,B=1; reg state, next; always @(*) begin case(state)
