乒乓buffer

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
module ping_pong_buffer(
	input clk,
	input rst_n,
	
	//external write interface
	input[7:0] i_data,
	input i_data_valid,
	
	//ping ram buffer interface
	output ping_ram_buffer_wclk,
	output ping_ram_buffer_wea,
	output[9:0] ping_ram_buffer_w_addr,
	output[7:0] ping_ram_buffer_w_data,
	output ping_ram_buffer_rclk,
	output[8:0] ping_ram_buffer_r_addr,
	input[15:0] ping_ram_buffer_r_data,
	
	//pong ram buffer interface
	output pong_ram_buffer_wclk,
	output pong_ram_buffer_wea,
	output[9:0] pong_ram_buffer_w_addr,
	output[7:0] pong_ram_buffer_w_data,
	output pong_ram_buffer_rclk,
	output[8:0] pong_ram_buffer_r_addr,
	input[15:0] pong_ram_buffer_r_data,
	
	//internal read interface
	input	r_clk,
	output	o_data_valid,//256x16
	output[15:0]	o_data
);

	reg i_data_valid_delay_1,i_data_valid_delay_2;
	reg wr_buffer_sel;
	reg ping_buffer_wea,pong_buffer_wea;
	reg[9:0] ping_buffer_wr_addr,pong_buffer_wr_addr;	
	reg wr_finish;
	
	
	reg wr_finish_sync1,wr_finish_sync2,wr_finish_sync3;
	reg[8:0] buffer_rd_addr;
	reg buffer_rd_ena,buffer_rd_ena_delay;
	reg buffer_rd_sel;
	
	
	//-------------------------------write operation--------------------------------//
	always@(posedge clk)begin
		if(rst_n == 1'b0)begin
			i_data_valid_delay_1 <= 1'b0;
			i_data_valid_delay_2 <= 1'b0;
		end	
		else begin
			i_data_valid_delay_1 <= i_data_valid;
			i_data_valid_delay_2 <= i_data_valid_delay_1;
		end
	end

	always@(posedge clk)begin
		if(rst_n == 1'b0)
			wr_buffer_sel <= 1'b0;
		else if(i_data_valid == 1'b0 && i_data_valid_delay_1 == 1'b1)
			wr_buffer_sel <= ~wr_buffer_sel;
	end
	
	always@* begin
		ping_buffer_wea <= ~wr_buffer_sel & i_data_valid;
		pong_buffer_wea <= wr_buffer_sel & i_data_valid;
	end
	
	assign ping_ram_buffer_wea = ping_buffer_wea;
	assign pong_ram_buffer_wea = pong_buffer_wea;
	assign ping_ram_buffer_wclk = clk;
	assign pong_ram_buffer_wclk = clk;
	assign ping_ram_buffer_w_data = i_data;
	assign pong_ram_buffer_w_data = i_data;
	
	always@(posedge clk)begin
		if(rst_n == 1'b0)
			ping_buffer_wr_addr <= 10'b0;
		else if(ping_buffer_wea == 1'b1)
			ping_buffer_wr_addr <= ping_buffer_wr_addr+1;
		else
			ping_buffer_wr_addr <= 10'b0;
	end
	
	always@(posedge clk)begin
		if(rst_n == 1'b0)
			pong_buffer_wr_addr <= 10'b0;
		else if(pong_buffer_wea == 1'b1)
			pong_buffer_wr_addr <= pong_buffer_wr_addr+1;
		else
			pong_buffer_wr_addr <= 10'b0;
	end
	
	assign ping_ram_buffer_w_addr = ping_buffer_wr_addr;
	assign pong_ram_buffer_w_addr = pong_buffer_wr_addr;
	
	always@(posedge clk)begin
		if(rst_n == 1'b0)
			wr_finish <= 1'b0;
		else if(i_data_valid == 1'b0 && i_data_valid_delay_2 == 1'b1)
			wr_finish <= 1'b1;
		else
			wr_finish <= 1'b0;
	end
	
	//-----------------------------read operation--------------------------------//
	assign ping_ram_buffer_rclk = r_clk;
	assign pong_ram_buffer_rclk = r_clk;
	
	always@(r_clk)begin
		if(rst_n == 1'b0)begin
			wr_finish_sync1 <= 1'b0;
			wr_finish_sync2 <= 1'b0;
			wr_finish_sync3 <= 1'b0;
		end
		else begin
			wr_finish_sync1 <= wr_finish;
			wr_finish_sync2 <= wr_finish_sync1;
			wr_finish_sync3 <= wr_finish_sync2;
		end
	end
	
	always@(r_clk)begin
		if(rst_n == 1'b0)
			buffer_rd_ena <= 1'b0;
		else if(wr_finish_sync2 == 1 && wr_finish_sync3 == 0)
			buffer_rd_ena <= 1'b1;
		else if(buffer_rd_addr == 9'd511)
			buffer_rd_ena <= 1'b0;
	end
	
	always@(r_clk)begin
		if(rst_n == 1'b0)
			buffer_rd_ena_delay <= 1'b0;
		else 
			buffer_rd_ena_delay <= buffer_rd_ena;
	end
	
	always@(r_clk)begin
		if(rst_n == 1'b0)
			buffer_rd_addr <= 9'b0;
		else if(buffer_rd_ena)
			buffer_rd_addr <= buffer_rd_addr + 1;
		else 
			buffer_rd_addr <= 9'b0;
	end
	
	always@(r_clk)begin
		if(rst_n == 1'b0)
			buffer_rd_sel <= 1'b0;
		else if(buffer_rd_ena == 1'b0 && buffer_rd_ena_delay == 1'b1)
			buffer_rd_sel <= ~buffer_rd_sel;
	end
	
	assign ping_ram_buffer_r_addr = (buffer_rd_sel == 1'b0)?buffer_rd_addr:9'b0;
	assign pong_ram_buffer_r_addr = (buffer_rd_sel == 1'b1)?buffer_rd_addr:9'b0;
	
	assign o_data = (buffer_rd_sel == 1'b0)?ping_ram_buffer_r_data:pong_ram_buffer_r_data;
	assign o_data_valid = buffer_rd_ena_delay;
	
endmodule

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
`timescale 1ns/1ns
`define clock_period 10

module tb_ping_pong_buffer;
	
	reg clk;
	reg rst_n;
	
	wire wclk,rclk;
	wire ping_ram_buffer_wea,pong_ram_buffer_wea;
	wire[9:0] ping_ram_buffer_w_addr,pong_ram_buffer_w_addr;
	wire[7:0] ping_ram_buffer_w_data,pong_ram_buffer_w_data;
	wire[8:0] ping_ram_buffer_r_addr,pong_ram_buffer_r_addr;
	wire [15:0] ping_ram_buffer_r_data,pong_ram_buffer_r_data;
	
	reg i_data_valid;
	reg [7:0] i_data;
	wire o_data_valid;
	wire[7:0] o_data;
	integer i;
	
	
	ping_pong_buffer inst1(
		.clk(clk),
		.rst_n(rst_n),
		
		//external write interface
		.i_data(i_data),
		.i_data_valid(i_data_valid),
		
		//ping ram buffer interface
		.ping_ram_buffer_wclk(wclk),
		.ping_ram_buffer_wea(ping_ram_buffer_wea),
		.ping_ram_buffer_w_addr(ping_ram_buffer_w_addr),
		.ping_ram_buffer_w_data(ping_ram_buffer_w_data),
		.ping_ram_buffer_rclk(rclk),
		.ping_ram_buffer_r_addr(ping_ram_buffer_r_addr),
		.ping_ram_buffer_r_data(ping_ram_buffer_r_data),
		
		//pong ram buffer interface
		.pong_ram_buffer_wclk(wclk),
		.pong_ram_buffer_wea(pong_ram_buffer_wea),
		.pong_ram_buffer_w_addr(pong_ram_buffer_w_addr),
		.pong_ram_buffer_w_data(pong_ram_buffer_w_data),
		.pong_ram_buffer_rclk(rclk),
		.pong_ram_buffer_r_addr(pong_ram_buffer_r_addr),
		.pong_ram_buffer_r_data(pong_ram_buffer_r_data),
		
		//internal read interface
		.r_clk(clk),
		.o_data_valid(o_data_valid),//256x16
		.o_data(o_data)
	);
	
	initial clk = 1;
	always #(`clock_period/2) clk = ~clk;
	
	initial begin
		rst_n = 1'b0;
		#(`clock_period*100+1);
		rst_n = 1'b1;
		i_data_valid = 1'b0;
		i_data = 8'b0;
		#(`clock_period*20);
		
		for (i=0;i<=1023;i=i+1)begin
			i_data_valid = 1;
			i_data = i;
			#`clock_period;
		end
		i_data_valid = 1'b0;
		
		#(`clock_period*20);
		for (i=0;i<=1023;i=i+1)begin
			i_data_valid = 1;
			i_data = i;
			#`clock_period;
		end
		i_data_valid = 1'b0;
		
		#(`clock_period*600);
		
		$stop;
	end

endmodule