题目描述

From a 1000 Hz clock, derive a 1 Hz signal, called OneHertz, that could be used to drive an Enable signal for a set of hour/minute/second counters to create a digital wall clock. Since we want the clock to count once per second, the OneHertz signal must be asserted for exactly one cycle each second. Build the frequency divider using modulo-10 (BCD) counters and as few other gates as possible. Also output the enable signals from each of the BCD counters you use (c_enable[0] for the fastest counter, c_enable[2] for the slowest).

The following BCD counter is provided for you. Enable must be high for the counter to run. Reset is synchronous and set high to force the counter to zero. All counters in your circuit must directly use the same 1000 Hz signal.

module bcdcount (
	input clk,
	input reset,
	input enable,
	output reg [3:0] Q
);

代码

module top_module (
    input clk,
    input reset,
    output OneHertz,
    output [2:0] c_enable
); //
    wire[3:0] q1,q2,q3;// 分别表示个十百位计数器输出
    assign c_enable[0] = 1'b1;// 个位始终在运行
    assign c_enable[1] = c_enable[0] && q1==9;// 个位有进位时运行
    assign c_enable[2] = c_enable[1] && q2==9;// 十位有进位时运行
    assign OneHertz = (q1==9)&&(q2==9)&&(q3==9);// 999时有1000个数字为一个周期

    bcdcount counter0 (clk, reset, c_enable[0], q1);
    bcdcount counter1 (clk, reset, c_enable[1], q2);
    bcdcount counter2 (clk, reset, c_enable[2], q3);

endmodule

结果

最后

以上就是高贵雨最近收集整理的关于Verilog刷题HDLBits——Exams/ece241 2014 q7b题目描述代码结果的全部内容，更多相关Verilog刷题HDLBits——Exams/ece241内容请搜索靠谱客的其他文章。