我是靠谱客的博主 迷你黑裤,最近开发中收集的这篇文章主要介绍overall architecture of Vienna link-level simulator,觉得挺不错的,现在分享给大家,希望可以做个参考。

概述

see attached picture, there are 4 modules:

(1) eNB: including tx/rx, scheduler and harq control sub-module,and also deal with DL signalling(DCI via PDCCH)

(2) UE: including tx/rx and feedback sub-module.

(3) channel model

and (4) driver: including the input MCS/SNR range, and theparameter loading module and the result saving module.

 

the main reference 3GPP specs are:

(1)36.211/212/213: PHY layer spec

(2)36.331: RRC spec

(3) 36.321/322/323: L2 spec

(4)36.101/104: UE/eNB RF

(5) 36.306: UE capability

etc.

 

overall <wbr>architecture <wbr>of <wbr>vienna <wbr>link-level <wbr>simulator

最后

以上就是迷你黑裤为你收集整理的overall architecture of Vienna link-level simulator的全部内容,希望文章能够帮你解决overall architecture of Vienna link-level simulator所遇到的程序开发问题。

如果觉得靠谱客网站的内容还不错,欢迎将靠谱客网站推荐给程序员好友。

本图文内容来源于网友提供,作为学习参考使用,或来自网络收集整理,版权属于原作者所有。
点赞(56)

评论列表共有 0 条评论

立即
投稿
返回
顶部