Verilog报错Syntax error near “;“ Syntax error near “;”原因是define时加了分号“;” Verilog易错 2024-01-25 44 点赞 0 评论 66 浏览