Verilog报错Syntax error near “;“ Syntax error near “;”原因是define时加了分号“;” Verilog易错 2024-01-25 187 点赞 2 评论 283 浏览