verilog behavioral modeling--procedural continous assignment(不用)
assign / deassginforce /releasethe procedural continuous assignments(using keywords assign and force) are procedural statements that allow expressions to be driven continously onto variables or ne...
