网址:https://hdlbits.01xz.net/wiki/Fsm3module top_module( input clk, input in, input areset, output out); // // State transition logic // State flip-flops with asynchronous reset // Output logic parameter A=0, B=1, C=
HDLbits
2023-05-11
43 点赞
0 评论
65 浏览