Verilog报错Syntax error near “;“ Syntax error near “;”原因是define时加了分号“;” Verilog易错 2024-01-25 166 点赞 2 评论 251 浏览