Verilog报错Syntax error near “;“ Syntax error near “;”原因是define时加了分号“;” Verilog易错 2024-01-25 219 点赞 3 评论 331 浏览