Debussy与modelsim仿真问题（systemverilog和verilog）
1.# ** Error: ../../code/Rtl/send_to_lvds_n.v(167): A begin/end block was found with an empty body. This is permitted in SystemVerilog, but not permitted in Verilog. Please look for any stray sem...
